Abstract -Radio Frequency Identification (RFID) has become an important wireless data communication tool in recent years. As much as we want to ensure data integrity and the robustness of the RFID transponder, Electrostatic Discharge (ESD) influence on the transponder can jeopardize it. Current practice put the ESD protection in the package. However at pad level, the ESD protection is usually small dimensioned to reduce input capacitance. Hence extra ESD protection co-constructed at internal circuit VDD-VSS rail is necessary in advanced process due to thinner gate oxide. In this paper, we have developed an internal ESD protection circuit and implemented it in our previously developed 13.56MHz RFID transponder employing TSMC 0.18,um process. The circuit has a capability to sustain 2-KV of HBM positive mode ESD voltage, which is suitable for RFID applications. The additional power consumption for the clamp circuit is only 15.12nW.
I. INTRODUCTION
Radio Frequency Identification (RFID) is an important data communication tool due to its contactless technology and the ability of its transponder to be rewritable, having large memory capacity and able to withstand visually and environmentally challenged conditions. Just like many electronic devices, the RFID transponder is no less vulnerable from the Electrostatic Discharge (ESD) damages. ESD is a transfer of energy between two materials of different electrostatic potential. For example, human can transfer the ESD to the chip he/she is holding from touching a chair. While ESD can be potentially eliminated during manufacturing process by taking stringent measures in the whole production of the tag [1] [2] [3] [4] , it is not easily avoidable in real life application. As the RFID transponders are progressively used in logistics and retails, it is exposed to a lot of human touches. Therefore, the ESD protection of these transponders is vital.
Nowadays, many manufacturers put the ESD protection in the package. However at pad level, the ESD protection is usually small dimensioned to reduce input capacitance. This is why extra ESD protection co-constructed at internal circuit VDD-VSS rail is necessary in advanced process due to thinner gate oxide.
There were some discussions and works [5] [6] [7] [8] [9] done to improve power rail ESD robustness in the mixed-signal circuits. Most ESD protection is usually accomplished by using various types of clamp devices to shunt the electrical charge away from internal circuits before over voltage damage can occur. The clamp designs can consist of diodes and/or MOSFETs. Works by Ming-Dou Ker, Kei-Kang Hung et al. [5] shown in Figure 1 and 2, use the power-rail ESD clamp circuit with stacked gate-grounded diodes and also the gatetriggered diodes. The gate-triggered design proved to have a higher ESD robustness and faster turn-on speed compared to the gategrounded design as shown in Figure 3 , due to the existence of the RC-based detection circuit. Figure 1 ESD clamp with gate-grounded diodes [5] v ss Figure 4 ESD clamp with RC-based detection circuit to control the NMOS and PMOS-bounded diode [6] VDD(18V Figure 2 ESD clamp with gate-triggered diodes [5] Figure 3 Comparison results of the gate-grounded and gate-triggered diodes [5] Improvement by Ming-Dou Ker and CheHao Chuang [6] has a PMOS (NMOS) inserted into the diode structure to form the PMOSbounded (NMOS-bounded) diode as shown in Figure 4 and 5, which is essential to block the field oxide isolation across the p/n junction in the diode structure. Thus, the PMOS/NMOSbounded diodes can sustain much higher ESD stress, especially under the reverse-biased condition.
vss vss Figure 5 ESD clamp with gate-coupled technique to control NMOS and PMOS-bounded diode [6] From the tests shown in Figure 6 , the PMOS (NMOS)-bounded diodes have much higher ESD tolerance than the normal diodes and polybounded diodes. However, ESD clamps using gate-grounded NMOS has higher tolerance to ESD levels than the MOS bounded diodes. The only drawback of the gate-grounded NMOS would be the non-uniformity turned-on due to multiple fingers that could occur. 6 Comparison of various ESD clamps [6] Other kinds of ESD clamps using MOSFETs are the NMOS gate-driven clamp design [7] [8] and substrate-triggered clamp design [9] Figure 7 shows the device structure of STFOD. Figure 7 Substrate-triggered clamp design (STFOD) [9] It is reported to perform better, in 
